Accueil Explorer Aide
S'inscrire Connexion
oberon
/
A2OS
miroir de https://github.com/yarrom/A2OS.git
2
0
Fork 0
Fichiers Tickets 0 Wiki
Branche: master
Branches Tags
A2OS
/
ARM
/
ARM.A2
/
Initializer.TCL.Zynq.Mod

Initializer.TCL.Zynq.Mod 13 KB
Lien permanent Historique Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308 
  1. MODULE ZynqInitializer;
    2. 

  2. 

  3. IMPORT SYSTEM;
    4. 

  4. 

  5. 	(** Performs hardware initialization, initial stack setup and interrupt vector setup *)
    6. 

  6. 	PROCEDURE {INITIAL} Init;
    7. 

  7. 	CODE
    8. 

  8. 		; interrupt vectors at address 0
    9. 

  9. 		RESET: 	ldr pc, [pc, #reset-$-8]; 			RESET
    10. 

  10. 		UNDEF: 	ldr pc, [pc, #undef-$-8]; 			UNDEF
    11. 

  11. 		SWI: 		ldr pc, [pc, #swi-$-8]; 				SWI
    12. 

  12. 		PREF: 		ldr pc, [pc, #prefetch-$-8]; 			Prefetch Abort
    13. 

  13. 		DATA: 		ldr pc, [pc, #data-$-8]; 				Data Abort
    14. 

  14. 		INVALID: 	B INVALID ; 					(not assigned)
    15. 

  15. 		IRQ: 		ldr pc, [pc, #irq-$-8]; 					IRQ
    16. 

  16. 		FIQ: 		ldr pc, [pc, #fiq-$-8]; 					FIQ
    17. 

  17. 

  18. 		; initial interrupt vector setup such that inifinte loop is triggered
    19. 

  19. 		reset: 		d32 init
    20. 

  20. 		undef: 		d32 UNDEF
    21. 

  21. 		swi: 		d32 SWI
    22. 

  22. 		prefetch: 	d32 PREF
    23. 

  23. 		data: 		d32 DATA
    24. 

  24. 		empty:		d32 0
    25. 

  25. 		irq: 		d32 IRQ
    26. 

  26. 		fiq: 		d32 FIQ
    27. 

  27. 

  28. 		init:
    29. 

  29. 		; let only processor 0 through
    30. 

  30. 			mrc	p15,0,r1,c0,c0,5
    31. 

  31. 			and	r1, r1, #0xf
    32. 

  32. 			cmp	r1, #0
    33. 

  33. 			beq	OKToRun
    34. 

  34. 

  35. 		EndlessLoop0:
    36. 

  36. 			d32 0b11100011001000001111000000000010 ;WFE
    37. 

  37. 			B	EndlessLoop0
    38. 

  38. 

  39. 		OKToRun:
    40. 

  40. 			; call initialization script as provided by Xilinx Tools
    41. 

  41. 			ldr FP, [pc, #InitialFP-$-8] ; set stack pointer
    42. 

  42. 			ldr SP, [pc, #InitialFP-$-8] ; set frame pointer
    43. 

  43. 			bl InitializeHW
    44. 

  44. 

  45. 		loop:
    46. 

  46. 			b loop
    47. 

  47. 

  48. 		; constants used
    49. 

  49. 		InitialFP: 			d32 00030000H ; initial frame pointer address, internal memory bank
    50. 

  50. 	END Init;
    51. 

  51. 

  52. 	CONST
    53. 

  53. 

  54. 	(* the following initialization sequences have been inferred from ps7_init.tcl and ps7_init.c for the Zynq board *)
    55. 

  55. 

  56. 	mask_write = 0;
    57. 

  57. 	mask_poll = 1;
    58. 

  58. 

  59. ps7_pll_init_data = [
    60. 

  60.     mask_write ,0xF8000008 ,0x0000FFFF ,0x0000DF0D
    61. 

  61.     ,mask_write ,0xF8000110 ,0x003FFFF0 ,0x000FA220
    62. 

  62.     ,mask_write ,0xF8000100 ,0x0007F000 ,0x00028000
    63. 

  63.     ,mask_write ,0xF8000100 ,0x00000010 ,0x00000010
    64. 

  64.     ,mask_write ,0xF8000100 ,0x00000001 ,0x00000001
    65. 

  65.     ,mask_write ,0xF8000100 ,0x00000001 ,0x00000000
    66. 

  66.     ,mask_poll ,0xF800010C ,0x00000001
    67. 

  67.     ,mask_write ,0xF8000100 ,0x00000010 ,0x00000000
    68. 

  68.     ,mask_write ,0xF8000120 ,0x1F003F30 ,0x1F000200
    69. 

  69.     ,mask_write ,0xF8000114 ,0x003FFFF0 ,0x0012C220
    70. 

  70.     ,mask_write ,0xF8000104 ,0x0007F000 ,0x00020000
    71. 

  71.     ,mask_write ,0xF8000104 ,0x00000010 ,0x00000010
    72. 

  72.     ,mask_write ,0xF8000104 ,0x00000001 ,0x00000001
    73. 

  73.     ,mask_write ,0xF8000104 ,0x00000001 ,0x00000000
    74. 

  74.     ,mask_poll ,0xF800010C ,0x00000002
    75. 

  75.     ,mask_write ,0xF8000104 ,0x00000010 ,0x00000000
    76. 

  76.     ,mask_write ,0xF8000124 ,0xFFF00003 ,0x0C200003
    77. 

  77.     ,mask_write ,0xF8000118 ,0x003FFFF0 ,0x001452C0
    78. 

  78.     ,mask_write ,0xF8000108 ,0x0007F000 ,0x0001E000
    79. 

  79.     ,mask_write ,0xF8000108 ,0x00000010 ,0x00000010
    80. 

  80.     ,mask_write ,0xF8000108 ,0x00000001 ,0x00000001
    81. 

  81.     ,mask_write ,0xF8000108 ,0x00000001 ,0x00000000
    82. 

  82.     ,mask_poll ,0xF800010C ,0x00000004
    83. 

  83.     ,mask_write ,0xF8000108 ,0x00000010 ,0x00000000
    84. 

  84.     ,mask_write ,0xF8000004 ,0x0000FFFF ,0x0000767B
    85. 

  85. ];
    86. 

  86. 

  87. ps7_clock_init_data=[
    88. 

  88.     mask_write ,0xF8000008 ,0x0000FFFF ,0x0000DF0D
    89. 

  89.     ,mask_write ,0xF8000128 ,0x03F03F01 ,0x00302301
    90. 

  90.     ,mask_write ,0xF8000138 ,0x00000011 ,0x00000001
    91. 

  91.     ,mask_write ,0xF8000140 ,0x03F03F71 ,0x00100801
    92. 

  92.     ,mask_write ,0xF800014C ,0x00003F31 ,0x00000721
    93. 

  93.     ,mask_write ,0xF8000150 ,0x00003F33 ,0x00001401
    94. 

  94.     ,mask_write ,0xF8000154 ,0x00003F33 ,0x00001402
    95. 

  95.     ,mask_write ,0xF8000168 ,0x00003F31 ,0x00000501
    96. 

  96.     ,mask_write ,0xF8000170 ,0x03F03F30 ,0x00100A00
    97. 

  97.     ,mask_write ,0xF8000180 ,0x03F03F30 ,0x00100700
    98. 

  98.     ,mask_write ,0xF8000190 ,0x03F03F30 ,0x00101400
    99. 

  99.     ,mask_write ,0xF80001A0 ,0x03F03F30 ,0x00101400
    100. 

  100.     ,mask_write ,0xF80001C4 ,0x00000001 ,0x00000001
    101. 

  101.     ,mask_write ,0xF800012C ,0x01FFCCCD ,0x01EC044D
    102. 

  102.     ,mask_write ,0xF8000004 ,0x0000FFFF ,0x0000767B
    103. 

  103. ]; 
    104. 

  104. 

  105. ps7_ddr_init_data =[
    106. 

  106.     mask_write ,0xF8006000 ,0x0001FFFF ,0x00000080
    107. 

  107.     ,mask_write ,0xF8006004 ,0x1FFFFFFF ,0x00081081
    108. 

  108.     ,mask_write ,0xF8006008 ,0x03FFFFFF ,0x03C0780F
    109. 

  109.     ,mask_write ,0xF800600C ,0x03FFFFFF ,0x02001001
    110. 

  110.     ,mask_write ,0xF8006010 ,0x03FFFFFF ,0x00014001
    111. 

  111.     ,mask_write ,0xF8006014 ,0x001FFFFF ,0x0004159B
    112. 

  112.     ,mask_write ,0xF8006018 ,0xF7FFFFFF ,0x452460D2
    113. 

  113.     ,mask_write ,0xF800601C ,0xFFFFFFFF ,0x720238E5
    114. 

  114.     ,mask_write ,0xF8006020 ,0xFFFFFFFC ,0x272872D0
    115. 

  115.     ,mask_write ,0xF8006024 ,0x0FFFFFFF ,0x0000003C
    116. 

  116.     ,mask_write ,0xF8006028 ,0x00003FFF ,0x00002007
    117. 

  117.     ,mask_write ,0xF800602C ,0xFFFFFFFF ,0x00000008
    118. 

  118.     ,mask_write ,0xF8006030 ,0xFFFFFFFF ,0x00040930
    119. 

  119.     ,mask_write ,0xF8006034 ,0x13FF3FFF ,0x00010694
    120. 

  120.     ,mask_write ,0xF8006038 ,0x00001FC3 ,0x00000000
    121. 

  121.     ,mask_write ,0xF800603C ,0x000FFFFF ,0x00000777
    122. 

  122.     ,mask_write ,0xF8006040 ,0xFFFFFFFF ,0xFFF00000
    123. 

  123.     ,mask_write ,0xF8006044 ,0x0FFFFFFF ,0x0FF66666
    124. 

  124.     ,mask_write ,0xF8006048 ,0x3FFFFFFF ,0x0003C248
    125. 

  125.     ,mask_write ,0xF8006050 ,0xFF0F8FFF ,0x77010800
    126. 

  126.     ,mask_write ,0xF8006058 ,0x0001FFFF ,0x00000101
    127. 

  127.     ,mask_write ,0xF800605C ,0x0000FFFF ,0x00005003
    128. 

  128.     ,mask_write ,0xF8006060 ,0x000017FF ,0x0000003E
    129. 

  129.     ,mask_write ,0xF8006064 ,0x00021FE0 ,0x00020000
    130. 

  130.     ,mask_write ,0xF8006068 ,0x03FFFFFF ,0x00284141
    131. 

  131.     ,mask_write ,0xF800606C ,0x0000FFFF ,0x00001610
    132. 

  132.     ,mask_write ,0xF80060A0 ,0x00FFFFFF ,0x00008000
    133. 

  133.     ,mask_write ,0xF80060A4 ,0xFFFFFFFF ,0x10200802
    134. 

  134.     ,mask_write ,0xF80060A8 ,0x0FFFFFFF ,0x0690CB73
    135. 

  135.     ,mask_write ,0xF80060AC ,0x000001FF ,0x000001FE
    136. 

  136.     ,mask_write ,0xF80060B0 ,0x1FFFFFFF ,0x1CFFFFFF
    137. 

  137.     ,mask_write ,0xF80060B4 ,0x000007FF ,0x00000200
    138. 

  138.     ,mask_write ,0xF80060B8 ,0x01FFFFFF ,0x00200066
    139. 

  139.     ,mask_write ,0xF80060BC ,0x00FFFFFF ,0x00000000
    140. 

  140.     ,mask_write ,0xF80060C4 ,0x00000003 ,0x00000000
    141. 

  141.     ,mask_write ,0xF80060C8 ,0x000000FF ,0x00000000
    142. 

  142.     ,mask_write ,0xF80060DC ,0x00000001 ,0x00000000
    143. 

  143.     ,mask_write ,0xF80060F0 ,0x0000FFFF ,0x00000000
    144. 

  144.     ,mask_write ,0xF80060F4 ,0x0000000F ,0x00000008
    145. 

  145.     ,mask_write ,0xF8006114 ,0x000000FF ,0x00000000
    146. 

  146.     ,mask_write ,0xF8006118 ,0x7FFFFFFF ,0x40000001
    147. 

  147.     ,mask_write ,0xF800611C ,0x7FFFFFFF ,0x40000001
    148. 

  148.     ,mask_write ,0xF8006120 ,0x7FFFFFFF ,0x40000001
    149. 

  149.     ,mask_write ,0xF8006124 ,0x7FFFFFFF ,0x40000001
    150. 

  150.     ,mask_write ,0xF800612C ,0x000FFFFF ,0x00033C03
    151. 

  151.     ,mask_write ,0xF8006130 ,0x000FFFFF ,0x00034003
    152. 

  152.     ,mask_write ,0xF8006134 ,0x000FFFFF ,0x0002F400
    153. 

  153.     ,mask_write ,0xF8006138 ,0x000FFFFF ,0x00030400
    154. 

  154.     ,mask_write ,0xF8006140 ,0x000FFFFF ,0x00000035
    155. 

  155.     ,mask_write ,0xF8006144 ,0x000FFFFF ,0x00000035
    156. 

  156.     ,mask_write ,0xF8006148 ,0x000FFFFF ,0x00000035
    157. 

  157.     ,mask_write ,0xF800614C ,0x000FFFFF ,0x00000035
    158. 

  158.     ,mask_write ,0xF8006154 ,0x000FFFFF ,0x00000083
    159. 

  159.     ,mask_write ,0xF8006158 ,0x000FFFFF ,0x00000083
    160. 

  160.     ,mask_write ,0xF800615C ,0x000FFFFF ,0x0000007F
    161. 

  161.     ,mask_write ,0xF8006160 ,0x000FFFFF ,0x00000078
    162. 

  162.     ,mask_write ,0xF8006168 ,0x001FFFFF ,0x00000124
    163. 

  163.     ,mask_write ,0xF800616C ,0x001FFFFF ,0x00000125
    164. 

  164.     ,mask_write ,0xF8006170 ,0x001FFFFF ,0x00000112
    165. 

  165.     ,mask_write ,0xF8006174 ,0x001FFFFF ,0x00000116
    166. 

  166.     ,mask_write ,0xF800617C ,0x000FFFFF ,0x000000C3
    167. 

  167.     ,mask_write ,0xF8006180 ,0x000FFFFF ,0x000000C3
    168. 

  168.     ,mask_write ,0xF8006184 ,0x000FFFFF ,0x000000BF
    169. 

  169.     ,mask_write ,0xF8006188 ,0x000FFFFF ,0x000000B8
    170. 

  170.     ,mask_write ,0xF8006190 ,0xFFFFFFFF ,0x10040080
    171. 

  171.     ,mask_write ,0xF8006194 ,0x000FFFFF ,0x0001FC82
    172. 

  172.     ,mask_write ,0xF8006204 ,0xFFFFFFFF ,0x00000000
    173. 

  173.     ,mask_write ,0xF8006208 ,0x000F03FF ,0x000803FF
    174. 

  174.     ,mask_write ,0xF800620C ,0x000F03FF ,0x000803FF
    175. 

  175.     ,mask_write ,0xF8006210 ,0x000F03FF ,0x000803FF
    176. 

  176.     ,mask_write ,0xF8006214 ,0x000F03FF ,0x000803FF
    177. 

  177.     ,mask_write ,0xF8006218 ,0x000F03FF ,0x000003FF
    178. 

  178.     ,mask_write ,0xF800621C ,0x000F03FF ,0x000003FF
    179. 

  179.     ,mask_write ,0xF8006220 ,0x000F03FF ,0x000003FF
    180. 

  180.     ,mask_write ,0xF8006224 ,0x000F03FF ,0x000003FF
    181. 

  181.     ,mask_write ,0xF80062A8 ,0x00000FF7 ,0x00000000
    182. 

  182.     ,mask_write ,0xF80062AC ,0xFFFFFFFF ,0x00000000
    183. 

  183.     ,mask_write ,0xF80062B0 ,0x003FFFFF ,0x00005125
    184. 

  184.     ,mask_write ,0xF80062B4 ,0x0003FFFF ,0x000012A8
    185. 

  185.     ,mask_write ,0xF8006000 ,0x0001FFFF ,0x00000081
    186. 

  186.     ,mask_poll ,0xF8006054 ,0x00000007
    187. 

  187. ]; 
    188. 

  188. 

  189. ps7_mio_init_data =[
    190. 

  190.     mask_write ,0xF8000008 ,0x0000FFFF ,0x0000DF0D
    191. 

  191.     ,mask_write ,0xF8000B40 ,0x00000FFF ,0x00000600
    192. 

  192.     ,mask_write ,0xF8000B44 ,0x00000FFF ,0x00000600
    193. 

  193.     ,mask_write ,0xF8000B48 ,0x00000FFF ,0x00000672
    194. 

  194.     ,mask_write ,0xF8000B4C ,0x00000FFF ,0x00000672
    195. 

  195.     ,mask_write ,0xF8000B50 ,0x00000FFF ,0x00000674
    196. 

  196.     ,mask_write ,0xF8000B54 ,0x00000FFF ,0x00000674
    197. 

  197.     ,mask_write ,0xF8000B58 ,0x00000FFF ,0x00000600
    198. 

  198.     ,mask_write ,0xF8000B5C ,0xFFFFFFFF ,0x00D6861C
    199. 

  199.     ,mask_write ,0xF8000B60 ,0xFFFFFFFF ,0x00F9861C
    200. 

  200.     ,mask_write ,0xF8000B64 ,0xFFFFFFFF ,0x00F9861C
    201. 

  201.     ,mask_write ,0xF8000B68 ,0xFFFFFFFF ,0x00D6861C
    202. 

  202.     ,mask_write ,0xF8000B6C ,0x00007FFF ,0x00000E09
    203. 

  203.     ,mask_write ,0xF8000B70 ,0x00000021 ,0x00000021
    204. 

  204.     ,mask_write ,0xF8000B70 ,0x00000021 ,0x00000020
    205. 

  205.     ,mask_write ,0xF8000B70 ,0x07FFFFFF ,0x00000823
    206. 

  206.     ,mask_write ,0xF8000700 ,0x00003FFF ,0x00000600
    207. 

  207.     ,mask_write ,0xF8000704 ,0x00003FFF ,0x00000702
    208. 

  208.     ,mask_write ,0xF8000708 ,0x00003FFF ,0x00000702
    209. 

  209.     ,mask_write ,0xF800070C ,0x00003FFF ,0x00000702
    210. 

  210.     ,mask_write ,0xF8000710 ,0x00003FFF ,0x00000702
    211. 

  211.     ,mask_write ,0xF8000714 ,0x00003FFF ,0x00000702
    212. 

  212.     ,mask_write ,0xF8000718 ,0x00003FFF ,0x00000702
    213. 

  213.     ,mask_write ,0xF800071C ,0x00003FFF ,0x00000600
    214. 

  214.     ,mask_write ,0xF8000720 ,0x00003FFF ,0x00000702
    215. 

  215.     ,mask_write ,0xF8000724 ,0x00003FFF ,0x00000600
    216. 

  216.     ,mask_write ,0xF8000728 ,0x00003FFF ,0x00000600
    217. 

  217.     ,mask_write ,0xF800072C ,0x00003FFF ,0x00000600
    218. 

  218.     ,mask_write ,0xF8000730 ,0x00003FFF ,0x00000600
    219. 

  219.     ,mask_write ,0xF8000734 ,0x00003FFF ,0x00000600
    220. 

  220.     ,mask_write ,0xF8000738 ,0x00003FFF ,0x00000600
    221. 

  221.     ,mask_write ,0xF800073C ,0x00003FFF ,0x00000600
    222. 

  222.     ,mask_write ,0xF8000740 ,0x00003FFF ,0x00000302
    223. 

  223.     ,mask_write ,0xF8000744 ,0x00003FFF ,0x00000302
    224. 

  224.     ,mask_write ,0xF8000748 ,0x00003FFF ,0x00000302
    225. 

  225.     ,mask_write ,0xF800074C ,0x00003FFF ,0x00000302
    226. 

  226.     ,mask_write ,0xF8000750 ,0x00003FFF ,0x00000302
    227. 

  227.     ,mask_write ,0xF8000754 ,0x00003FFF ,0x00000302
    228. 

  228.     ,mask_write ,0xF8000758 ,0x00003FFF ,0x00000303
    229. 

  229.     ,mask_write ,0xF800075C ,0x00003FFF ,0x00000303
    230. 

  230.     ,mask_write ,0xF8000760 ,0x00003FFF ,0x00000303
    231. 

  231.     ,mask_write ,0xF8000764 ,0x00003FFF ,0x00000303
    232. 

  232.     ,mask_write ,0xF8000768 ,0x00003FFF ,0x00000303
    233. 

  233.     ,mask_write ,0xF800076C ,0x00003FFF ,0x00000303
    234. 

  234.     ,mask_write ,0xF8000770 ,0x00003FFF ,0x00000304
    235. 

  235.     ,mask_write ,0xF8000774 ,0x00003FFF ,0x00000305
    236. 

  236.     ,mask_write ,0xF8000778 ,0x00003FFF ,0x00000304
    237. 

  237.     ,mask_write ,0xF800077C ,0x00003FFF ,0x00000305
    238. 

  238.     ,mask_write ,0xF8000780 ,0x00003FFF ,0x00000304
    239. 

  239.     ,mask_write ,0xF8000784 ,0x00003FFF ,0x00000304
    240. 

  240.     ,mask_write ,0xF8000788 ,0x00003FFF ,0x00000304
    241. 

  241.     ,mask_write ,0xF800078C ,0x00003FFF ,0x00000304
    242. 

  242.     ,mask_write ,0xF8000790 ,0x00003FFF ,0x00000305
    243. 

  243.     ,mask_write ,0xF8000794 ,0x00003FFF ,0x00000304
    244. 

  244.     ,mask_write ,0xF8000798 ,0x00003FFF ,0x00000304
    245. 

  245.     ,mask_write ,0xF800079C ,0x00003FFF ,0x00000304
    246. 

  246.     ,mask_write ,0xF80007A0 ,0x00003FFF ,0x00000380
    247. 

  247.     ,mask_write ,0xF80007A4 ,0x00003FFF ,0x00000380
    248. 

  248.     ,mask_write ,0xF80007A8 ,0x00003FFF ,0x00000380
    249. 

  249.     ,mask_write ,0xF80007AC ,0x00003FFF ,0x00000380
    250. 

  250.     ,mask_write ,0xF80007B0 ,0x00003FFF ,0x00000380
    251. 

  251.     ,mask_write ,0xF80007B4 ,0x00003FFF ,0x00000380
    252. 

  252.     ,mask_write ,0xF80007B8 ,0x00003F01 ,0x00000201
    253. 

  253.     ,mask_write ,0xF80007BC ,0x00003F01 ,0x00000201
    254. 

  254.     ,mask_write ,0xF80007C0 ,0x00003FFF ,0x000002E0
    255. 

  255.     ,mask_write ,0xF80007C4 ,0x00003FFF ,0x000002E1
    256. 

  256.     ,mask_write ,0xF80007C8 ,0x00003FFF ,0x00000201
    257. 

  257.     ,mask_write ,0xF80007CC ,0x00003FFF ,0x00000201
    258. 

  258.     ,mask_write ,0xF80007D0 ,0x00003FFF ,0x00000280
    259. 

  259.     ,mask_write ,0xF80007D4 ,0x00003FFF ,0x00000280
    260. 

  260.     ,mask_write ,0xF8000830 ,0x003F003F ,0x002F002E
    261. 

  261.     ,mask_write ,0xF8000004 ,0x0000FFFF ,0x0000767B
    262. 

  262. ];
    263. 

  263. 

  264. ps7_peripherals_init_data=[
    265. 

  265.     mask_write ,0xE0001034 ,0x000000FF ,0x00000006
    266. 

  266.     ,mask_write ,0xE0001018 ,0x0000FFFF ,0x0000003E
    267. 

  267.     ,mask_write ,0xE0001000 ,0x000001FF ,0x00000017
    268. 

  268.     ,mask_write ,0xE0001004 ,0x00000FFF ,0x00000020
    269. 

  269.     ,mask_write ,0xE000D000 ,0x00080000 ,0x00080000
    270. 

  270.     ,mask_write ,0xF8007000 ,0x20000000 ,0x00000000
    271. 

  271. ];
    272. 

  272. 

  273. 

  274. 

  275. 

  276. 	(* initialization procedure -- parses data from above and executes. This approach was chosen because it would not produce as many instructions
    277. 

  277. 		as would be required if everything was done with procedure calls. This is even more true on ARM platform, where the large immediates would be stored
    278. 

  278. 		in (instruction) memory anyway.
    279. 

  279. 	*)
    280. 

  280. 	PROCEDURE InitSubset(CONST data: ARRAY [*] OF LONGINT);
    281. 

  281. 	VAR val, valo, mask: SET; i: LONGINT; opcode, adr: LONGINT;
    282. 

  282. 	BEGIN
    283. 

  283. 		i := 0;
    284. 

  284. 		WHILE i < LEN(data,0) DO
    285. 

  285. 			opcode := data[i];
    286. 

  286. 			IF opcode = mask_write THEN
    287. 

  287. 				adr := data[i+1]; mask := SYSTEM.VAL(SET,data[i+2]); val := SYSTEM.VAL(SET,data[i+3]); INC(i,4);
    288. 

  288. 				SYSTEM.GET(adr, valo);
    289. 

  289. 				val := mask*val + (-mask) * valo;
    290. 

  290. 				SYSTEM.PUT(adr, val);
    291. 

  291. 			ELSIF opcode = mask_poll THEN
    292. 

  292. 				adr := data[i+1]; mask := SYSTEM.VAL(SET, data[i+2]); INC(i,3);
    293. 

  293. 				REPEAT
    294. 

  294. 					SYSTEM.GET(adr, val)
    295. 

  295. 				UNTIL val * mask # {}
    296. 

  296. 			END;
    297. 

  297. 		END;
    298. 

  298. 	END InitSubset;
    299. 

  299. 

  300. 	PROCEDURE InitializeHW;
    301. 

  301. 	BEGIN
    302. 

  302. 		InitSubset(ps7_mio_init_data);
    303. 

  303. 		InitSubset(ps7_pll_init_data);
    304. 

  304. 		InitSubset(ps7_clock_init_data);
    305. 

  305. 		InitSubset(ps7_ddr_init_data);
    306. 

  306. 		InitSubset(ps7_peripherals_init_data);
    307. 

  307. 	END InitializeHW;
    308. 

  308. END ZynqInitializer.
    309.