felixf
|
0f0961c3b5
patch value at index for port arrays in AC3
|
9 роки тому |
felixf
|
311a5949d3
Patched a problem with instruction width (18 became 32 when data sections were present)
|
9 роки тому |
felixf
|
f2ddb66c26
Ignore unsuccesful patching.
|
9 роки тому |
felixf
|
1b4f36398e
TRM code generation works for small example -- ports are not yet assigned in software and properties are still unset
|
9 роки тому |
felixf
|
e7ca9ce59f
removed dependencies on module ActiveCells, Hardware and TRMTools
|
9 роки тому |
felixf
|
32a1cd1bb0
Added WriteCodeAndDataFiles
|
9 роки тому |
felixf
|
09307c1367
Simplified IntermediateLinker for ActiveCells3 -- intermediate state!
|
9 роки тому |
felixf
|
7e7acc530f
Merged modifications from ActiveCells3
|
10 роки тому |
felixf
|
c4d4cb6df9
Moved TRM backend from OC to A2 trunk.
|
10 роки тому |